https://semiconwide.tistory.com 2026-10-31T11:55:48+09:00 1.0 https://semiconwide.tistory.com/category https://semiconwide.tistory.com/category/Verification%20Language/Verilog https://semiconwide.tistory.com/category/Verification%20Language https://semiconwide.tistory.com/category/Electrical%20Study https://semiconwide.tistory.com/category/Verification%20Language/SystemVerilog https://semiconwide.tistory.com/category/Layout https://semiconwide.tistory.com/category/Verification%20Language/UVM https://semiconwide.tistory.com/category/%EB%AA%A8%EB%84%A4%EB%AA%A8%EB%84%A4%EB%A1%9C%EC%A7%81 https://semiconwide.tistory.com/category/%EB%B0%B1%EC%A4%80%2C%20Python https://semiconwide.tistory.com/tag https://semiconwide.tistory.com/guestbook https://semiconwide.tistory.com/notice/82 2025-02-21T10:37:13+09:00 https://semiconwide.tistory.com/entry/%ED%95%9C-%EC%9E%A5%EC%9C%BC%EB%A1%9C-%EC%A0%95%EB%A6%AC%ED%95%98%EB%8A%94-CPU-%EB%8F%99%EC%9E%91 2025-04-17T10:56:06+09:00 https://semiconwide.tistory.com/entry/STM32%EC%99%80-SHT20%EC%9C%BC%EB%A1%9C-I2C-%ED%86%B5%EC%8B%A0-%EB%B0%8F-%ED%8C%8C%ED%98%95-%EC%BA%A1%EC%B3%90 2025-04-14T20:52:22+09:00 https://semiconwide.tistory.com/entry/STM32CubeIDE%EB%A1%9C-UART-%ED%8C%8C%ED%98%95-%EA%B4%80%EC%B8%A1-%EB%B0%8F-Protocol-%ED%8C%8C%EC%95%85%ED%95%98%EA%B8%B0 2025-03-14T14:09:32+09:00 https://semiconwide.tistory.com/entry/%EB%8B%AD%EB%B4%89 2025-03-06T16:53:58+09:00 https://semiconwide.tistory.com/entry/%EB%B0%B1%EC%A4%80-1001-Python 2025-03-05T16:12:34+09:00 https://semiconwide.tistory.com/entry/STM32CubeIDE%EB%A1%9C-UART-Interrupt-Debugging-%ED%95%98%EA%B8%B0 2025-02-26T11:01:59+09:00 https://semiconwide.tistory.com/entry/%EC%8A%A4%ED%8F%AC%EC%B8%A0%EC%B9%B4 2025-02-25T15:05:02+09:00 https://semiconwide.tistory.com/entry/STM32CubeIDE%EC%97%90%EC%84%9C-PWM-%EC%84%A4%EC%A0%95%ED%95%98%EA%B3%A0-%EC%B6%9C%EB%A0%A5%ED%95%98%EA%B8%B0 2025-02-24T15:51:44+09:00 https://semiconwide.tistory.com/entry/%EC%BB%B4%ED%93%A8%ED%84%B0%EC%99%80-%ED%94%84%EB%A6%B0%ED%84%B0%EA%B8%B0 2025-02-24T13:34:14+09:00 https://semiconwide.tistory.com/entry/%ED%94%BC%EC%B9%B4%EC%B8%84%EC%BB%AC%EB%9F%AC 2025-02-27T17:36:01+09:00 https://semiconwide.tistory.com/entry/STM32CubeIDE%EC%97%90%EC%84%9C-RTC-%EC%84%A4%EC%A0%95%ED%95%98%EA%B3%A0-UART-%EC%99%80-printrf%EB%A1%9C-%EC%B6%9C%EB%A0%A5%ED%95%98%EA%B8%B0 2025-02-21T10:33:07+09:00 https://semiconwide.tistory.com/entry/STM32CubeIDE-UART%EC%82%AC%EC%9A%A9%ED%95%B4-printf-%EC%B6%9C%EB%A0%A5-%EC%84%B8%ED%8C%85-%ED%8C%8C%ED%97%A4%EC%B9%98%EA%B8%B0 2025-02-20T14:16:05+09:00 https://semiconwide.tistory.com/entry/STM32CubeIDE-UART-%EC%82%AC%EC%9A%A9%ED%95%B4-printf-%EC%B6%9C%EB%A0%A5%ED%95%98%EA%B8%B0 2025-02-20T17:11:08+09:00 https://semiconwide.tistory.com/entry/STM32CubeIDE%EC%97%90-NUCLEO-F103RB-GPIO-%EC%B6%9C%EB%A0%A5-%ED%8C%8C%ED%98%95-%EC%B0%8D%EC%96%B4%EB%B3%B4%EA%B8%B0 2025-02-18T17:06:01+09:00 https://semiconwide.tistory.com/entry/STM-Project-%EC%82%AC%EC%9A%A9%EB%90%9C-%ED%95%98%EB%93%9C%EC%9B%A8%EC%96%B4-%EB%B0%8F-%EA%B0%9C%EB%B0%9C-%ED%99%98%EA%B2%BD 2025-02-27T17:48:41+09:00 https://semiconwide.tistory.com/entry/SystemVerilog-%ED%9B%91%EC%96%B4%EB%B3%B4%EA%B8%B0-1 2025-01-24T11:11:50+09:00 https://semiconwide.tistory.com/entry/RS-Latch%EA%B3%BC-Level-Trigger%EB%A0%88%EB%B2%A8-%ED%8A%B8%EB%A6%AC%EA%B1%B0%EB%A5%BC-%ED%8F%AC%ED%95%A8%ED%95%B4-%ED%95%9C-%EB%B2%88%EC%97%90-%EC%A0%9C%EB%8C%80%EB%A1%9C-%EC%84%A4%EB%AA%85%ED%95%9C-Edge-Trigger%EC%97%90%EC%A7%80-%ED%8A%B8%EB%A6%AC%EA%B1%B0%EC%9D%98-%EB%8F%99%EC%9E%91-%EC%9B%90%EB%A6%AC 2024-08-22T17:17:16+09:00 https://semiconwide.tistory.com/entry/%EC%A0%9C%EC%9D%BC-%EC%89%BD%EA%B2%8C-I2C%EB%A5%BC-%EC%95%8C%EC%95%84%EB%B3%B4%EC%9E%90 2024-08-22T17:21:44+09:00 https://semiconwide.tistory.com/entry/%EC%88%98%EB%8F%99-%EC%86%8C%EC%9E%90-R-L-C%EC%97%90%EC%84%9C-C%EC%99%80-L%EC%9D%98-%EC%A0%84%EC%95%95-%EC%A0%84%EB%A5%98-%ED%8A%B9%EC%84%B1-%EC%95%8C%EC%95%84%EB%B3%B4%EA%B8%B0 2024-08-22T17:19:03+09:00 https://semiconwide.tistory.com/entry/Verilog-HDL%EB%A1%9C-asynchronous-control-%EA%B5%AC%EB%AC%B8-%EC%9E%91%EC%84%B1%EA%B3%BC-%ED%85%8C%EC%8A%A4%ED%8A%B8-%EB%B2%A4%EC%B9%98Test-Bench%EB%A1%9C-%EA%B2%B0%EA%B3%BC-%ED%99%95%EC%9D%B8%ED%95%98%EA%B8%B0 2023-10-02T07:01:20+09:00 https://semiconwide.tistory.com/entry/Verilog-HDL%EB%A1%9C-synchronous-control-%EA%B5%AC%EB%AC%B8-%EC%9E%91%EC%84%B1%EA%B3%BC-%ED%85%8C%EC%8A%A4%ED%8A%B8-%EB%B2%A4%EC%B9%98Test-Bench%EB%A1%9C-%EA%B2%B0%EA%B3%BC-%ED%99%95%EC%9D%B8%ED%95%98%EA%B8%B0 2023-10-01T07:01:10+09:00 https://semiconwide.tistory.com/entry/VerilogVerilog-HDL%EB%A1%9C-shifter-%EA%B5%AC%EB%AC%B8-%EC%9E%91%EC%84%B1%EA%B3%BC-%ED%85%8C%EC%8A%A4%ED%8A%B8-%EB%B2%A4%EC%B9%98Test-Bench%EB%A1%9C-%EA%B2%B0%EA%B3%BC-%ED%99%95%EC%9D%B8%ED%95%98%EA%B8%B0 2023-09-30T17:46:31+09:00 https://semiconwide.tistory.com/entry/Verilog-HDL%EB%A1%9C-2inputmux-%EA%B5%AC%EB%AC%B8-%EC%9E%91%EC%84%B1%EA%B3%BC-%ED%85%8C%EC%8A%A4%ED%8A%B8-%EB%B2%A4%EC%B9%98Test-Bench%EB%A1%9C-%EA%B2%B0%EA%B3%BC-%ED%99%95%EC%9D%B8%ED%95%98%EA%B8%B0 2023-09-30T17:46:54+09:00 https://semiconwide.tistory.com/entry/Verilog-HDL%EB%A1%9C-4x4-multiplier-%EA%B5%AC%EB%AC%B8-%EC%9E%91%EC%84%B1%EA%B3%BC-%ED%85%8C%EC%8A%A4%ED%8A%B8-%EB%B2%A4%EC%B9%98Test-Bench%EB%A1%9C-%EA%B2%B0%EA%B3%BC-%ED%99%95%EC%9D%B8 2023-09-30T17:47:12+09:00 https://semiconwide.tistory.com/entry/EMIEMSEMC%EC%97%90-%EB%8C%80%ED%95%9C-%EB%9C%BB%EA%B3%BC-EMI-%EB%B0%9C%EC%83%9D-%EC%9B%90%EC%9D%B8 2024-08-22T17:18:40+09:00 https://semiconwide.tistory.com/entry/Verilog-HDL-%EA%B3%BC-%ED%85%8C%EC%8A%A4%ED%8A%B8-%EB%B2%A4%EC%B9%98Test-Bench-%EC%84%A4%EA%B3%84-%EB%B0%8F-%EA%B2%B0%EA%B3%BC-%ED%99%95%EC%9D%B8 2023-09-30T17:47:53+09:00 https://semiconwide.tistory.com/entry/Procedural-Timing-Controldelay-event-wait-Behavioral-Statementsif-else-case-for-loop-and-Block-Execution-TypesSequential-Blocks-Parallel-Blocks 2023-08-12T09:02:31+09:00 https://semiconwide.tistory.com/entry/Procedural-Assignment-Types-Blocking-Non-Blocking-Statements-%EA%B0%9C%EB%85%90-%EC%9C%A0%EC%9D%98%EC%A0%90-%EA%B7%B8%EB%A6%AC%EA%B3%A0-%ED%8A%B9%EC%84%B1 2023-08-11T09:03:08+09:00 https://semiconwide.tistory.com/entry/Verilog-Behavioral-Modeling-Continuous-Assignments-Procedural-Blocks 2023-08-10T09:01:20+09:00 https://semiconwide.tistory.com/entry/Verilog-%EA%B0%9C%EB%A1%A0%EC%A0%95%EC%9D%98-Behavior-and-Structural-Modeling-RTL-Synthesis-RTL-Synthesis%EC%99%80-Simulation-Flow-%EB%AC%B8%EB%B2%95-Data-type 2023-11-30T09:03:30+09:00 https://semiconwide.tistory.com/entry/Not-Nand-Nor-Gate-Stick-Diagram-Layout-%EA%B7%B8%EB%A6%AC%EA%B8%B0 2023-08-09T01:21:40+09:00 https://semiconwide.tistory.com/entry/Not-Nand-Nor-Gate%EC%97%90-%EB%94%B0%EB%A5%B8-Mosfet-Width-%EB%B9%84%EC%9C%A8-%EC%84%A4%EC%A0%95-%EB%B0%8F-%EC%8B%9C%EB%AE%AC%EB%A0%88%EC%9D%B4%EC%85%98 2023-08-09T01:21:47+09:00 https://semiconwide.tistory.com/entry/Nand-Gate-%EB%B6%80%ED%84%B0-Nand-Flash%EA%B9%8C%EC%A7%80-Cadence%EC%9D%98-Virtuoso%EB%A5%BC-%EC%9D%B4%EC%9A%A9%ED%95%B4-Nand-Gate%EC%9D%98-Pmos-Width-%EC%B0%BE%EA%B8%B0-%EC%8B%9C%EB%AE%AC%EB%A0%88%EC%9D%B4%EC%85%98 2023-08-09T01:22:27+09:00 https://semiconwide.tistory.com/entry/Not-GateInverter-%EC%99%84%EB%B2%BD%ED%95%98%EA%B2%8C-%EC%A0%95%EB%A6%AC%ED%95%98%EA%B8%B0%EC%A1%B4%EC%9E%AC-%EC%9D%B4%EC%9C%A0%EB%B6%80%ED%84%B0-width%EC%97%90-%EB%94%B0%EB%A5%B8-VIN-VOUT-%ED%8A%B9%EC%84%B1-%EB%B6%84%EC%84%9D 2023-08-09T01:22:12+09:00